Journal Home Online First Current Issue Archive For Authors Journal Information 中文版

Frontiers of Information Technology & Electronic Engineering >> 2016, Volume 17, Issue 3 doi: 10.1631/FITEE.1500210

Design and simulation of a standing wave oscillator based PLL

1. State Key Lab of ASIC & System, Fudan University, Shanghai 200433, China.2. Pack Vinn Excellence Center, School of ICT, Royal Institute of Technology (KTH) Eletrum 229, Kista-Stockholm 16440, Sweden

Available online: 2016-03-17

Next Previous

Abstract

A standing wave oscillator (SWO) is a perfect clock source which can be used to produce a high frequency clock signal with a low skew and high reliability. However, it is difficult to tune the SWO in a wide range of frequencies. We introduce a frequency tunable SWO which uses an inversion mode metal-oxide-semiconductor (IMOS) field-effect transistor as a varactor, and give the simulation results of the frequency tuning range and power dissipation. Based on the frequency tunable SWO, a new phase locked loop (PLL) architecture is presented. This PLL can be used not only as a clock source, but also as a clock distribution network to provide high quality clock signals. The PLL achieves an approximately 50% frequency tuning range when designed in Global Foundry 65 nm 1P9M complementary metal-oxide-semiconductor (CMOS) technology, and can be used directly in a high performance multi-core microprocessor.

Related Research