Pure Ru n-TSV Processing and Extreme All-Dry SOI Wafer Thinning for a Backside Power-Delivery Network

Engineering ›› DOI: 10.1016/j.eng.2025.10.026

review-article

Biao Wang ^a^,^b
, Feifeng Huang ^a^,^b
, Qiancheng Wang ^a^,^b
, Zhao Chen ^a^,^b
, Hongbin Chen ^a^,^b
, Quan Wang ^a
, Qiu Shao ^a^,^b
, Yiqin Chen ^a^,^b
, Zhengyuan Wu ^c
, Bo Feng ^a^,^b^,^*
, Ming Ji ^d
, Huigao Duan ^a^,^b

Author information +

History +

PDF (3610KB)

Abstract

The backside power-delivery network (BSPDN) has emerged as a promising solution to address wiring congestion challenges in advanced nodes beyond the 3 nm technology threshold. In this study, we demonstrate a novel ruthenium (Ru)-based nano through-silicon via (n-TSV) interconnection technology fabricated on a silicon-on-insulator (SOI) substrate for BSPDN implementation. After fabricating a scallop-free n-TSV array with a high aspect ratio (AR) (10.4:1.0) using an advanced multi-step etching process, pure Ru metallization was achieved with a resistivity of 19.9 μΩ·cm. The double-side interconnection adopts a combination of an extreme wafer-thinning technique (final thickness: 500 nm; total thickness variation (TTV): < 15 nm) and a plasma-assisted all-dry revealing process, achieving high-precision n-TSV exposure from the backside of the substrate while preserving sidewall dielectric liner integrity (< 1 nm loss). A dry recess etch of Ru in n-TSVs was first developed, with significant selectivity (Ru-to-liner oxide ratio > 50:1), effectively eliminating the metallic sidewall residues. The further extracted average line resistance of the Ru-filled n-TSVs was as low as 29 Ω·μm⁻¹. Finally, after 100 thermal cycling tests (–40 to 125 °C), the relative resistance change remained below 1%, demonstrating the superior reliability and stability of the Ru-based interconnects in the BSPDN. These advancements establish a robust interconnection solution for achieving energy-efficient three-dimensional integrated circuit architectures.

Keywords

Ruthenium nano through-silicon via / Wafer thinning / Dual-side electrical testing

Cite this article

Download citation ▾

Biao Wang, Feifeng Huang, Qiancheng Wang, Zhao Chen, Hongbin Chen, Quan Wang, Qiu Shao, Yiqin Chen, Zhengyuan Wu, Bo Feng, Ming Ji, Huigao Duan. Pure Ru n-TSV Processing and Extreme All-Dry SOI Wafer Thinning for a Backside Power-Delivery Network. Engineering DOI:10.1016/j.eng.2025.10.026

登录浏览全文

4963

注册一个新账户忘记密码

References

Publishing order | Descend order by publishing year | Descend order by cited within

[1]	Agarwal R, Cheng P, Shah P, Wilkerson B, Swaminathan R, Wuu J, et al.3D packaging for heterogeneous integration.In: Proceedings of IEEE 72nd Electronic Components and Technology Conference; 2022 May 31–Jun 3; San Diego, C A, US A. New York City: IEE E;2022. p.1103–7.

[2]	Das S, Riedel S, Naeim M, Brunion M, Bertuletti M, Benini L, et al.Bandwidth-latency-thermal co-optimization of interconnect-dominated many-core 3D-IC.IEEE Trans Very Large Scale Integr Syst 2025; 33(2):346-357.

[3]	Wang Y, Ju Y, Liu Z, Sun Q, Chen L, Zhang DW.Modeling and simulation of a high bandwidth conical 3D monopole antenna for 3D IC.IEEE, Shihezi, China. New York City (2023)

[4]	Lu CL, Lin SC, Ho CS, Lin HC, Chiu MH, Chuang CH, et al.3D architecture to integrate backside power interconnect and integrated passive device for thermal and electrical performance management of logic chip. IEEE, HsinChu, China. New York City (2024)

[5]	Radosavljevi Mć, Huang CY, Galatage R, Qayyum MF, Wiedemer JA, Clinton E, et al.Demonstration of a stacked CMOS inverter at 60 nm gate pitch with power via and direct backside device contacts. IEEE, San Francisco, CA, USA. New York City (2023)

[6]	Veloso A, Vermeersch B, Chen R, Matagne P, Bardon MG, Eneman G, et al.Backside power delivery: game changer and key enabler of advanced logic scaling and new STCO opportunities. IEEE, San Francisco, CA, USA. New York City (2023)

[7]	Sun T, Yao B, Warren AP, Barmak K, Toney MF, Peale RE, et al.Surface and grain-boundary scattering in nanometric Cu films.Phys Rev B 2010; 81(15):155454.

[8]	Wu W, Brongersma S, Van M Hove, Maex K.Influence of surface and grain-boundary scattering on the resistivity of copper in reduced dimensions.App Phys Lett 2004; 84(15):2838-2840.

[9]	Josell D, Brongersma SH, T Zőkei.Size-dependent resistivity in nanoscale interconnects.Annu Rev Mater Res 2009; 39(1):231-254.

[10]	Kumar Interconnect A scaling challenges, and opportunities to enable system-level performance beyond 30 nm pitchIn : Proceedings of International IEEE Electron Devices Meeting;.12–18; San Francisco, CA. IEEE, USA. New York City (2020 Dec), p. 2020

[11]	Nies CL, Nolan M.Incorporation of tungsten or cobalt into TaN barrier layers controls morphology of deposited copper.J Phys Mater 2023; 6(3):035008.

[12]	Hosseini M, Tierno D, Maes JW, Zhu C, Datta S, Byun Y, et al.ALD Mo for advanced MOL local interconnects, IEEE, San Jose, CA, USA. New York City (2022), pp. 145-147

[13]

Van der Veen MH, Maes JW, Pedreira OV, Zhu C, Tierno D, Datta S, et al. Selective ALD Mo deposition in 10 nm contacts. In: Proceedings of IEEE International Interconnect Technology Conference (IITC) and IEEE Materials for Advanced Metallization Conference (MAM)(IITC/MAM);. 22–25; Dresden. IEEE, Germany. New York City (2023 May), p. 2023

[14]	Kim J, Rhee H, Son MW, Park J, Kim G, Jeon JB, et al.Electromigration reliability of barrierless ruthenium and molybdenum for sub-10 nm interconnection.ACS App Electron Mater. 2023; 5(5):2447-2453.

[15]	Gupta A, Maes JW, Jourdan N, Zhu C, Datta S, Pedreira OV, et al.Barrierless ALD molybdenum for buried power rail and via-to-buried power rail metallization, IEEE, San Jose, CA, USA. New York City (2022), pp. 58-60

[16]	Lee BJ, Lee KB, Cheon MH, Seo DW, Choi JW.Study on the deposition characteristics of molybdenum thin films deposited by the thermal atomic layer deposition method using MoO₂Cl₂ as a precursor.Coatings 2023; 13(6):1070.

[17]	.Synthesis and characterization of volatile liquid Mo precursors for vapor phase deposition of thin films containing molybdenum.Polyhedron 2023; 240:116445.

[18]	Park BE, Oh IK, Lee CW, Lee G, Shin YH, Lansalot-Matras C, et al.Effects of Cl-based ligand structures on atomic layer deposited HfO₂.J Phys Chem C 2016; 120(11):5958-5967.

[19]	Adelmann C, Sankaran K, Dutta S, Gupta A, Kundu S, Jamieson G, et al.Alternative metals: from ab initio screening to calibrated narrow line models, IEEE, Santa Clara, CA, USA. New York City (2018), pp. 154-156

[20]	Hayes M, Jenkins MA, Woodruff J, Moser DF, Dezelah CL, Conley JF Jr.Improved properties of atomic layer deposited ruthenium via postdeposition annealing.J Vac Sci Technol A. 2021; 39(5):052402.

[21]	Gall D.The search for the most conductive metal for narrow interconnect lines.J Appl Phys 2020; 127(5):050901.

[22]	Barmak K, Ezzat S, Gusley R, Jog A, Kerdsongpanya S, Khaniya A, et al.Epitaxial metals for interconnects beyond Cu.J Vac Sci Technol A 2020; 38(3):033406.

[23]	Fang Z, Zhang J, Gao L, Li S, Liu J, Chen H, et al.Closed-form expressions of parasitic parameters for different sidewall roughness of through-silicon vias interconnects.IEEE Trans Electron Devices 2024; 71(2):1160-1165.

[24]	Wang Y, Liu Z, Li J, Sun Q, Chen L, Zhang DW.Etching scallop-less nano-TSV with F/O coupling plasma. IEEE, Shihezi City, China. New York City (2023)

[25]	Wang Y, Liu Z, Sun Y, Chen L, Sun Q.Etch of nano-TSV with smooth sidewall and excellent selection ratio for backside power delivery network.Microelectron Eng 2025; 295:112265.

[26]	Decoster S, Camerotto E, Murdoch G, Kundu S, Le QT, T Zőkei, et al.Patterning challenges for direct metal etch of ruthenium and molybdenum at 32 nm metal pitch and below.J Vac Sci Technol B 2022; 40(3):032802.

[27]	Pokhrel A, Marti G, O'Toole M, Murdoch G, Gupta A, Decoster S, et al.MP18–26 Ru direct-etch integration development with leakage improvement and increased aspect ratio, IEEE, San Jose, CA, USA. New York City (2022), pp. 61-63

[28]	Gupta A, Pedreira OV, Arutchelvan G, Zahedmanesh H, Devriendt K, Mertens H, et al.Buried power rail integration with FinFETs for ultimate CMOS scaling.IEEE Trans Electron Devices 2020; 67(12):5349-5354.

[29]	Jourdain A, Schleicher F, De J Vos, Stucchi M, Chery E, Miller A, et al.Extreme wafer thinning and nano-TSV processing for 3D heterogeneous integration, IEEE, Orlando, FL, USA. New York City (2020), pp. 42-48

[30]	Sebaai F, Loo R, Jourdain A, Beyne E, Kawarazaki H, Nakano T, et al.Extreme silicon thinning for back side power delivery network: Si thinning stopping on scaled SiGe etch stop layer.Microelectron Eng 2024; 294:112246.

[31]	Morinaga H.Origin and innovations of CMP slurry.ECS J Solid State Sci Technol 2024; 13(7):074006.

[32]	Seo J.Challenges and solutions for post-CMP cleaning at device and interconnect levels.S. Babu (Ed.), Advances in chemical mechanical planarization (CMP) (2nd ed.), Woodhead Publishing, Cambridge 2021; 503-532.

[33]	Zhao P, Witters L, Jourdain A, Stucchi M, Jourdan N, Maes JW, et al.Backside power delivery with relaxed overlay for backside patterning using extreme wafer thinning and molybdenum-filled slit nano through silicon vias.IEEE Trans Electron Devices 2024; 71(12):7963-7969.

[34]	Tsukamoto T, Aoyagi Y, Nozaki S, Hirose N, Kasamatsu A, Matsui T, et al.Increasing the critical thickness of SiGe layers on Si substrates using sputter epitaxy method.J Cryst Growth 2022; 600:126900.

[35]	Liu Y, Gradwohl KP, Lu CH, Remmele T, Yamamoto Y, Zoellner MH, et al.Role of critical thickness in SiGe/Si/SiGe heterostructure design for qubits.J Appl Phys 2022; 132(8):085302.

[36]	E. Beyne, A. Jourdain, G. Beyer, Nano-through silicon vias (nTSV) for backside power delivery networks (BSPDN). In: Proceedings of IEEE Symposium on VLSI Technology and Circuits,. 11–16; Kyoto. IEEE, Japan. New York City (2023 Jun), p. 2023

[37]	Lu T, Srivastava A. Detailed electrical and reliability study of tapered TSVs. In: Proceedings of IEEE International 3D Systems Integration Conference;. 2–4; San Francisco, CA. IEEE, USA. New York City (2013 Oct), p. 2013

[38]	Lin PR, Zhang GQ, van HW Zeijl, Lian BH, Wang Y, Yao QB.Effects of silicon via profile on passivation and metallization in TSV interposers for 2.5D integration.Microelectron Eng 2015; 134:22-26.

[39]	Hong S, Lee J, Jeon J, Kwon KW.Optimization of TSV-induced stress using a slanted profile in a backside TSV process. IEEE, Osaka, Japan. New York City (2025)

[40]	Tang S, Chen J, Hu YB, Yu C, Lu H, Zhang S, et al.Brief overview of the impact of thermal stress on the reliability of through silicon via: analysis, characterization, and enhancement.Mater Sci Semicond Process 2024; 183:108745.

[41]	Fenouillet-Beranger C, Brunet L, Batude P, Brevard L, Garros X, Casse M, et al.A review of low temperature process modules leading up to the first (≤ 500 °C) planar FDSOI CMOS devices for 3-D sequential integration.IEEE Trans Electron Devices 2021; 68(7):3142-3148.

[42]	Brunet L, Fenouillet-Beranger C, Batude P, Beaurepaire S, Ponthenier F, Rambal N, et al. Breakthroughs in 3D sequential technology. In: Proceedings of IEEE International Electron Devices Meeting;. 1–5; San Francisco, CA. IEEE, USA. New York City (2018 Dec), p. 2018

[43]	Zhang W, Huang R, Gao Q.Etching of smoothing/without undercutting deep trench in silicon with SF₆/O₂ containing plasmas.Eng Res Express 2021; 3(3):035048.

[44]	Chen Z, Huang F, Wang B, Wang Q, Chen H, Shao Q, et al.Atomic layer deposition of Ru in nanoTSV with high coverage and low resistivity.Nanoscale Adv 2025; 7:3778-3783.

[45]	Yunogami T, Nojiri K.Anisotropic etching of RuO₂ and Ru with high aspect ratio for gigabit dynamic random access memory.J Vac Sci Technol B 2000; 18(4):1911-1914.

[46]	Lesaicherre PY, Yamamichi S, Yamaguchi H, Takemura K, Watanabe H, Tokashiki K, et al.A Gbit-scale DRAM stacked capacitor technology with ECR MOCVD SrTiO/sub 3/and RIE patterned RuO/sub 2/TiN storage nodes, IEEE, San Francisco, CA, USA. New York City (1994), pp. 831-834

[47]	Hsu C, Coburn J, Graves D.Etching of ruthenium coatings in O₂- and Cl₂-containing plasmas.J Vac Sci Technol A 2006; 24(1):1-8.

[48]	Kim H, Koseki T, Ohba T, Ohta T, Kojima Y, Sato H, et al.Cu wettability and diffusion barrier property of Ru thin film for Cu metallization.J Electrochem Soc. 2005; 152(8):G594.

[49]	Chyan O, Arunagiri TN, Ponnuswamy T.Electrodeposition of copper thin film on ruthenium: A potential diffusion barrier for Cu interconnects.J Electrochem Soc 2003; 150(5):G594.

[50]	Cao B, Jia YH.Atomic diffusion in annealed Cu/SiO₂/Si (100) system prepared by magnetron sputtering.Chin Phys B 2010; 19(2):026601.

[51]	Yao Z, Gu W, Li K.Relationship between surface roughness and subsurface crack depth during grinding of optical glass BK7.J Mater Process Technol 2012; 212(4):969-976.

[52]	Haapalinna A, Nevas S, Pähler D.Rotational grinding of silicon wafers—sub-surface damage inspection.Mater Sci Eng B 2004; 107(3):321-331.

[53]	Ma D, Ji M, Yi H, Wang Q, Fan F, Feng B, et al.Pushing the thinness limit of silver films for flexible optoelectronic devices via ion-beam thinning-back process.Nat Commun 2024; 15:2248.

[54]	Nonaka T, Takahashi K, Uchida A, Tsuji O.Morphology of films deposited on the sidewall during the Bosch process using C₄F₈ plasmas.J Micromech Microeng 2024; 34(8):085014.